

The ARM instruction set

- ARM instructions fall into three categories:
 - · data processing instructions
 - operate on values in registers
 - · data transfer instructions
 - move values between memory and registers
 - · control flow instructions
 - change the program counter (PC)



©2001 PEVE_{IT} Unit - ARM System Design

. .. .

The ARM instruction set

- ARM instructions fall into three categories:
 - → data processing instructions
 - operate on values in registers
 - · data transfer instructions
 - move values between memory and registers
 - · control flow instructions
 - change the program counter (PC)



©2001 PEVE_{IT} Unit - ARM System Design

ssembly – v

Data processing instructions

- All operands are 32-bits wide and either:
 - · come from registers, or
 - are literals ('immediate' values) specified in the instruction
- The result, if any, is 32-bits wide and goes into a register
 - except long multiplies generate 64-bit results
- All operand and result registers are independently specified



©2001 PEVE_{IT} Unit - ARM System Design

Accomplished and A

Data processing instructions

Examples:

ADD r0, r1, r2 ; r0 := r1 + r2 SUB r0, r1, #2 ; r0 := r1 - 2

- Note:
 - everything after the ';' is a comment
 - it is there solely for the programmer's convenience
 - the result register (r0) is listed first



ssembly – v5 - 5

Data processing instructions

Arithmetic operations:

- the operation may be viewed as unsigned or 2's complement signed



©2001 PEVE $_{IT}$ Unit - ARM System Design

Assembly – v5 - 6

Data processing instructions

Bit-wise logical operations:

```
AND r0, r1, r2 ; r0 := r1 and r2
ORR r0, r1, r2 ; r0 := r1 or r2
EOR r0, r1, r2 ; r0 := r1 xor r2
BIC r0, r1, r2 ; r0 := r1 and not r2
```

- the specified Boolean logic operation is performed on each bit from 0 to 31
- · BIC stands for 'bit clear'
 - each '1' in r2 clears the corresponding bit in r1



©2001 PEVE_{IT} Unit - ARM System Design

ssembly – v5 -

Data processing instructions

Register movement operations:

```
MOV r0, r2 ; r0 := r2 

MVN r0, r2 ; r0 := not r2
```

- . MVN stands for 'move negated'
- there is no first operand (r1) specified as these are unary operations



©2001 PEVE₁₇ Unit - ARM System Design

.

Data processing instructions

Comparison operations:

```
CMP r1, r2 ; set cc on r1 - r2
CMN r1, r2 ; set cc on r1 + r2
TST r1, r2 ; set cc on r1 and r2
TEQ r1, r2 ; set cc on r1 xor r2
```

- these instructions just affect the condition codes (N, Z, C, V) in the CPSR
 - there is no result register (r0)



©2001 PEVE_{IT} Unit - ARM System Design

Assembly – v

Data processing instructions

■ Immediate operands

• the second source operand (r2) may be replaced by a constant:

ADD r3, r3, #1 ; r3 := r3 + 1
AND r8, r7, #&ff ; r8 :=
$$r7_{[7:0]}$$

- · # indicates an immediate value
 - & indicates hexadecimal notation
 - C-style notation ($\#0 \, \text{xff}$) is also supported
- allowed immediate values are (in general):

 $(0 \to 255) \times 2^{2n}$



©2001 PEVE_{IT} Unit - ARM System Design

Accomply v5 10

Data processing instructions

Shifted register operands

· the second source operand may be shifted

– by a constant number of bit positions:

ADD r3, r2, r1, LSL #3 ; r3 := r2+r1<<3

– or by a register-specified number of bits:

ADD r5, r5, r3, LSL r2 ; r5 += r3<<r2

- LSL, LSR mean 'logical shift left, right'


- ASL, ASR mean 'arithmetic shift left, right'

- ROR means 'rotate right'

- RRX means 'rotate right extended' by 1 bit

©2001 PEVE_{IT} Unit - ARM System Design

Assembly – v5 - 11



Data processing instructions

- Setting the condition codes
 - · all data processing instructions may set the condition codes.
 - the comparison operations always do so

For example, here is code for a 64-bit add:

```
ADDS r2, r2, r0 ; 32-bit carry-out -> C
ADC r3, r3, r1; added into top 32 bits
     s means 'Set condition codes'
```

• the primary use of the condition codes is in control flow - see later

Data processing instructions

- Multiplication
 - · ARM has special multiply instructions

MUL r4, r3, r2 ; r4 := $(r3 \times r2)_{[31:0]}$

- only the bottom 32 bits are returned
- immediate operands are not supported
 - · multiplication by a constant is usually best done with a short series of adds and subtracts with shifts
- there is also a 'multiply-accumulate' form:

MLA r4, r3, r2, r1 ; r4 := $(r3xr2+r1)_{[31:0]}$

• 64-bit result forms are supported too

©2001 PEVE_{IT} Unit - ARM System Design

The ARM instruction set

- ARM instructions fall into three categories:
 - · data processing instructions
 - operate on values in registers
 - data transfer instructions
 - move values between memory and registers
 - · control flow instructions
 - change the program counter (PC)



©2001 PEVE_{rr} Unit - ARM System Design

Data transfer instructions

- The ARM has 3 types of data transfer instruction:
 - · single register loads and stores
 - flexible byte, half-word and word transfers
 - · multiple register loads and stores
 - less flexible, multiple words, higher transfer rate
 - · single register memory swap
 - mainly for system use, so ignore for now



Data transfer instructions

- Addressing memory
 - · all ARM data transfer instructions use register indirect addressing.

Examples of load and store instructions:

LDR r0, [r1]; r0 := mem[r1]STR r0, [r1]; mem[r1] := r0

· therefore before any data transfer is possible:

a register must be initialized with an address close to the target

©2001 PEVE $_{IT}$ Unit - ARM System Design

Data transfer instructions

- Initializing an address pointer
 - · any register can be used for an address
 - · the assembler has special 'pseudo instructions' to initialise address registers:

ADR r1, TABLE1; r1 points to TABLE1 ; LABEL

- ADR will result in a single ARM instruction

- ADRL will handle cases that ADR can't



©2001 PEVE $_{IT}$ Unit - ARM System Design

Data transfer instructions

- Single register loads and stores
 - the simplest form is just register indirect:

```
LDR r0, [r1] ; r0 := mem[r1]
```

• this is a special form of 'base plus offset':

```
LDR r0, [r1,#4] ; r0 := mem[r1+4]
```

- the offset is within \pm 4 Kbytes
- · auto-indexing is also possible:

```
LDR r0, [r1, #4]!; r0 := mem[r1+4]; r1 := r1 + 4
```



©2001 PEVE_T Unit - ARM System Design

.. .

Data transfer instructions

- Single register loads and stores (..ctd)
 - · another form uses post-indexing

```
LDR r0, [r1], #4; r0 := mem[r1]; r1 := r1 + 4
```

 finally, a byte or half-word can be loaded instead of a word (with some restrictions):

```
LDRB r0, [r1] ; r0 := mem<sub>8</sub>[r1]

LDRSH r0, [r1] ; r0 := mem<sub>16</sub>[r1](signed)
```

· stores (STR) have the same forms



©2001 PEVE_{IT} Unit - ARM System Design

Data transfer instructions

- Multiple register loads and stores
 - ARM also supports instructions which transfer several registers:

```
LDMIA r1, {r0,r2,r5} ; r0 := mem[r1]
; r2 := mem[r1+4]
; r5 := mem[r1+8]
```

- the {..} list may contain any or all of r0 r15
 - the lowest register always uses the lowest address, and so on, in increasing order
 - it doesn't matter how the registers are ordered in {..}



©2001 PEVE Unit - ARM System Design

combby u5 21


Data transfer instructions

- Multiple register loads and stores (..ctd)
 - · stack addressing:
 - stacks can Ascend or Descend memory
 - stacks can be Full or Empty
 - ARM multiple register transfers support all forms of stack
 - · block copy addressing
 - addresses can Increment or Decrement
 - Before or After each transfer



©2001 PEVE_{IT} Unit - ARM System Design

Assembly - v5 - 2



The ARM instruction set

- ARM instructions fall into three categories:
 - · data processing instructions
 - operate on values in registers
 - · data transfer instructions
 - move values between memory and registers
 - control flow instructions
 - change the program counter (PC)



©2001 PEVE_{IT} Unit - ARM System Design

.. . . .

Control flow instructions

Control flow instructions just switch execution around the program:

```
\ensuremath{\mathtt{B}} LABEL ...; these instructions are skipped LABEL ...
```

- · normal execution is sequential
- branches are used to change this
 - to move forwards or backwards
- Note: data ops and loads can also change the PC!



©2001 PEVE_{IT} Unit - ARM System Design

Control flow instructions

- Conditional branches
 - sometimes whether or not a branch is taken depends on the condition codes:

```
MOV r0, #0 ; initialise counter

LOOP ..

ADD r0, r0, #1 ; increment counter

CMP r0, #10 ; compare with limit

BNE LOOP ; repeat if not equal

.. ; else continue

- here the branch depends on how CMP sets Z
```



©2001 PEVE $_{IT}$ Unit - ARM System Design

sembly - v5 - 27

Branch conditions

Branch	Interpretation	Normal uses
В	Unconditional	Always take this branch
BAL	Always	Always take this branch
BEQ	Equal	Comparison equal or zero result
BNE	Not equal	Comparison not equal or non-zero result
BPL	Plus	Result positive or zero
BMI	Minus	Result minus or negative
BCC	Carry clear	Arithmetic operation did not give carry-out
BLO	Lower	Unsigned comparison gave lower
BCS	Carry set	Arithmetic operation gave carry-out
BHS	Higher or same	Unsigned comparison gave higher or same
BVC	Overflow clear	Signed integer operation; no overflow occurred
BVS	Overflow set	Signed integer operation; overflow occurred
BGT	Greater than	Signed integer comparison gave greater than
BGE	Greater or equal	Signed integer comparison gave greater or equal
BLT	Less than	Signed integer comparison gave less than
BLE	Less or equal	Signed integer comparison gave less than or equal
BHI	Higher	Unsigned comparison gave higher
BLS	Lower or same	Unsigned comparison gave lower or same
©2001 PEVE _{IT}	Unit - ARM System Design	Assembly –

Control flow instructions

- Branch and link
 - · ARM's subroutine call mechanism
 - saves the return address in r14

BL SUBR ; branch to SUBR
.. ; return to here
SUBR .. ; subroutine entry point
MOV pc, r14 ; return

- note the use of a data processing instruction for return
- r14 is often called the link register (Ir)
 - the only special register use other than the PC

©2001 PEVE_{IT} Unit - ARM System Design

ssembly - v5 - 29

Control flow instructions

- Conditional execution
 - an unusual ARM feature is that all instructions may be conditional:

CMP r0, #5 ; if (r0 != 5) {
ADDNE r1, r1, r0 ; r1 := r1 + r0 - r2
SUBNE r1, r1, r2 ; }

- this removes the need for some short branches
 - improving performance and code density



©2001 PEVE $_{IT}$ Unit - ARM System Design

Assembly - v5 - 30

Control flow instructions

- Supervisor calls
 - · these are calls to operating system functions such as input and output:

SWI SWI_Angel ; call Angel monitor

- · the range of available calls is system dependent
 - Angel uses a single SWI number with the system function specified in r0



©2001 PEVE_{TT} Unit - ARM System Design

Writing simple programs

- Assembler details to note:
 - · AREA declaration of code area
 - EQU initialising constants
 - used here to define SWI number
 - ENTRY code entry point
 - =, DCB, DCD ways to initialise memory
 - END the end of the program source
 - · labels are aligned left
 - opcodes are indented



Assembly - v5 - 32

Examples

'Hello World' assembly program:

```
HelloW,CODE,READONLY; declare area

0x123456 ; Angel SWI number
; code entry point
r1, TEXT-1 ; r1 -> "Hello World" -1
SWI_Angel
                  EQU
START
                  ADR
                                                    ; Angel write char in [r1]
                               r0, #0x3
                              r2, [r1,#1]!; get the next byte r2, #0; check for text end
                  LDRB
                  CMP
                              SWI_Angel
LOOP
                  SWINE
                                                   ; if not end print .. ; .. and loop back
                               r0, #0x18 ; Angel exception call r1, =0x20026 ; Exit reason
                  MOV
                  LDR
                               SWI_Angel ; end of execution "Hello World", 0xA, 0xD, 0
                  SWI
TEXT
                                                   ; end of program source
```

©2001 PEVE... Unit - ARM System Design

Examples

Subroutine to print r2 in hexadecimal

```
HexOut MOV
                                                    ; nibble count = 8
                                                   ; buffer for write char
                        rl. ChOut
               ADR
               MOV
                        r0, r2, LSR #28 ; get top nibble
              CMP r0, #9 ; 0-9 or A-F?
ADDCT r0, r0, #'A"-10; ASCII alphabetic
ADDLE r0, r0, #"0" ; ASCII numeric
STR r0, [r1] ; store ASCII in buffer
MOV r0, #0x3 ; Angel write char in [r1]
SWI SWI_ANGEL ; print character
               CMP
                        r0, #9
                                                   ; 0-9 or A-F?
               NOV r2, r2, LSL #4; shift left one nibble SUBS r3, r3, #1; decrement nibble count
               BNE
                       LOOP
                                                   ; if more do next nibble
                        pc, r14
                                                   ; ... else return
   ChOut DCD
©2001 PEVE... Unit - ARM System Design
```